

R3 (2/E)

PATENT ABSTRACTS OF JAPAN

(11) Publication number:

2001023376 A

(43) Date of publication of application: 26.01.01

(51) Int. CI

G11C 11/419

G11C 16/06 H01L 29/786 // H03K 5/02

(21) Application number: 2000144792

INTERNATL BUSINESS MACH

CORP <IBND

(22) Date of filing: 17.05.00

21.05.99 US 99 316753

(72) Inventor:

(71) Applicant:

KODALI VISWESWARA RAO MICHAEL JUUIEOKU LEE SALIM AHMAD SHEAR

(54) CIRCUIT USING SOI TRANSISTOR AND METHOD FOR REDUCING RESPONSE TIME OF SOI TRANSISTOR

(57) Abstract:

(30) Priority:

PROBLEM TO BE SOLVED: To improve a response time of amplifier using especially SOI in circuit constitution including a circuit element using SOI.

SOLUTION: Main bodies J1, J2 of differential input sense transistors N1, N2 using SOI technique are connected to respective gates of differential data input BL, BL-B, and pre-charge transistors P1, P2. Thereby, transistor turn-on-voltage of the differential input sense transistors N1, N2 can be predicted, and response speed is increased.

COPYRIGHT: (C)2001,JPO





